- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
6. Performing SignalTap II Logic Analysis
This chapter describes how to set up and run the SignalTap ? II logic analyzer. In this
chapter, you analyze three internal nodes in a simple switch controller design named
switch_control.mdl . This design flow works for any of the Altera development
boards that DSP Builder supports.
f For detailed information about the supported development boards, refer to the Boards
Library chapter in the DSP Builder Standard Blockset Libraries section in volume 2 of the
DSP Builder Handbook .
In this design, an LED on the DSP development board turns on or off depending on
the state of user-controlled switches and the value of the incrementer. The design
consists of an incrementer function feeding a comparator, and four switches that feed
into two AND gates. The comparator and AND gate outputs feed an OR gate, which feeds
an LED on the DSP development board.
The SignalTap II logic analyzer captures the signal activity at the output of the two
AND gates and the incrementer of the design loads into the Altera device on the
development board. The logic analyzer retrieves the values and displays them in the
MATLAB work space.
f For more information about using the SignalTap II logic analyzer with the Quartus II
software, refer to the Quartus II Help or to Volume 3 of the Quartus II Handbook .
A SignalTap II Logic Analyzer block in DSP Builder includes the following
characteristics:
■
■
■
■
Has a simple, easy-to-use interface
Analyzes signals in the top-level design file
Uses a single clock source
Captures data around a trigger point. 88% of the data is pre-trigger and 12% of the
data is post-trigger
1
Alternatively, you can use the Quartus II software to instantiate of the SignalTap II
logic analyzer in your design. The Quartus II software supports additional features,
such as using multiple clock domains, and adjusting the percentage of data captured
around the trigger point.
SignalTap II Design Flow
Working with the SignalTap II logic analyzer in DSP Builder involves the following
flow:
1. Add a SignalTap II Logic Analyzer block to your design.
2. Specify the signals (nodes) that you want to analyze by inserting SignalTap II
Node blocks.
3. Turn on the Enable SignalTap option in the Signal Compiler dialog box.
November 2013
Altera Corporation
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件